News

Profile

Members

Research

Grants

Papers

Patents

Books

Talks

Services

Awards

Courses

Contact

1. E. Schneider, M. A. Kochte, S. Holst, X. Wen, and H.-J. Wunderlich, "GPU-Accelerated Simulation of Small Delay Faults," IEEE Trans. on Computer-Aided Design, Vol. 36, No. 5, pp. 829-841, May 2017.

   ---

2. E. Schneider, S. Holst, M.-A. Kochte, X. Wen, and H.-J. Wunderlich, "GPU-Accelerated Small Delay Fault Simulation," Proc. of Design and Test in Europe, pp. 1174-1179, Grenoble, France, Mar. 2015.

   ---

3. S. Holst, J. Miyazaki, and X. Wen, "Towards Memory-Aware VLSI Simulation Algorithms for Heterogeneous Architectures," Proc. of Int'l Symp. on Applied Engineering and Sciences, Kita-Kyushu, Japan, Dec. 2014.

   ---

4. E. Schneider, S. Holst, X. Wen, and H.-J. Wunderlich, "Data-Parallel Switch-Level Simulation for Fast and Accurate Timing Validation of CMOS Circuits," Proc. of IEEE/ACM Intl. Conf. on Computer-Aided Design, pp. 17-23, San Jose, USA, Nov. 2014.

   ---

5. E. Schneider, S. Holst, X. Wen, and H.-J. Wunderlich, "Data-Parallel Switch-Level Simulation for Fast and Accurate Timing Validation of CMOS Circuits," Poster at ACM Design Automation Conf., San Francisco, USA, Jun. 2014.

   ---

6. M. A. Kochte, S. Kundu, K. Miyase, X. Wen, and H.-J. Wunderlich, "Efficient BDD-based Fault Simulation in Presence of Unknown Values," Proc. of IEEE Asian Test Symp., pp. 383-388, New Delhi, India, Nov. 2011.

   ---

7. S. Oku, S. Kajihara, K. Miyase, X. Wen, and Y. Sato, "On Calculation of Delay Range in Fault Simulation for Test Cubes," Proc. of Int'l Symp. on VLSI Design, Automation, and Test, pp. 64-67, Hsinchu, Taiwan, Apr. 2009.

   ---

8. S. Oku, S. Kajihara, K. Miyase, X. Wen, and Y. Sato, "On Delay Calculation in 3-Valued Fault Simulation," Proc. of IEEE Workshop on RTL and High Level Testing, pp. 123-128, Sapporo, Japan, Nov. 2008.

   ---

9. K. Taniguchi, H. Fujii, S. Kajihara, and X. Wen, "Hybrid Fault Simulation with Compiled and Event-Driven Methods," Proc. of IEEE Int'l Conf. on Design & Test of Integrated Systems in Nanoscale Technology, pp. 240-243, Tunis, Tunisia, Sep. 2006.

   ---

10. 温暁青，梶原誠司，玉本英夫，K. K. Saluja，樹下行三, "中間故障電圧値を扱う故障シミュレーションの高速化について," 電子情報通信学会論文誌, D-I, Vol. J88-D-I, No. 4, pp. 906-907, 2005年4月.